-
FPGAForge：言葉から回路へ
FPGA開発の新しい入口をつくる FPGAForge: From Words to Circuits Summary:FPGAForge is a new approach to FPGA development that lowers the barrier to ent…
-
AI時代にFPGAは不要になるのか？
AI and FPGA: Why Hardware Matters More in the Age of AI English Summary Artificial Intelligence is rapidly transforming software development, enabli…
-
FPGAは難しいのではない
― 難しく“されている”という話 FPGA Is Not Hard— It’s Made Hard by Design English Summary FPGA is often seen as a difficult technology, but the …
-
パルスジェネレータ設計 総括：FPGA開発の実態とこれから
Pulse Generator Project Summary: Insights from FPGA Design and Debugging English Sammary This project involved the complete design and implementation…
-
FPGAデバッグ編：内部レジスタを“見える化”する（UARTで状態確認）
FPGA Debugging: Visualizing Internal Registers via UART English Sammary After on-site debugging, we received a common but critical question: "We …
-
現地デバッグ編：現場に行って初めて分かった本当の問題
On-Site FPGA Debugging: Issues You Can’t Find Remotely English Sammary After delivery, I received a report that the system was not working as expecte…
-
仕様変更＋タイミングトラブル編：生成AIでも解決できなかった最後の壁
FPGA Timing Failure After Spec Change: Where AI Couldn’t Fix It ■ English Sammary During final delivery, a specification mismatch was discovered in t…
-
VCD編：UARTログを波形に変換してデバッグする
FPGA Debugging with VCD: Converting UART Logs into Waveforms ■ 英語サマリー During FPGA debugging, I was able to capture waveform transitions over UA…
-
ROMトラブル編（コンフィグレーション失敗の原因は容量不足）
FPGA Boot Failure Debug: ROM Size Mismatch in Configuration Flash English Samary While bringing up an FPGA design from configuration flash, I encount…
-
デバッグボード ソフトウェア編
FPGA Software Development: Controlling a Pulse Generator via UART with AI-Generated Code English Summary In this phase of the project, I implemented …
-
デバッグボード IP編2
CPUデコーダとMicroBlazeでパルスジェネレーターを制御する FPGA Control Architecture: CPU Decoder and MicroBlaze for Pulse Generator Control English Sum…
-
デバッグボード IP編
長周期パルスを観測するロジックアナライザー回路を作る FPGA Debugging: Building a Custom Logic Analyzer IP for Long-Period Signals 📝 English Su…
13 〜 24 件表示
